Measurement and Analysis of Workload Effects on Fault Latency in Real-Time Systems

MICHAEL H. WOODBURY AND KANG G. SHIN

Abstract—The effectiveness of all known recovery mechanisms is greatly reduced in the presence of multiple latent faults. The presence of multiple latent faults increases the possibility of multiple errors, which could result in coverage failure. In this paper, we present experimental evidence indicating workload effects on the duration of fault latency. A synthetic workload generator is used to vary the workload, and a hardware fault injector is applied to inject transient faults of varying durations. This method allows us to derive the distribution of fault latency duration. Experimental results were obtained from the fault-tolerant multiprocessor (FTMP) located at the NASA Airlab.

Index Terms—Fault latency, fault latency experiments, isotonic regression, real-time systems.

I. INTRODUCTION

A fault is the physical change of a hardware component from its intended state in a computing system, whereas an error is the erroneous data resulting from the manifestation of a fault. When a fault occurs, the system is not immediately aware of its presence and remains error-free. A fault will not generate an error until the faulty component is exercised in a specific manner. Thus, an error occurs when the result produced by a faulty component is different from the expected response. The time between fault occurrence and error generation is termed fault latency [2], as shown in Fig. 1. Fault latency depends on the type of fault, its location, and the usage of the faulty component. Depending on the system’s error detection mechanism, there is also an interval between error detection and error detection called error latency. An efficient detection mechanism with increased coverage reduces error latency. This paper addresses the effects of fault latency only.

In critical real-time computing systems where reliable results must be generated in a timely manner, the detection of errors, isolation of faults, and subsequent system reconfiguration must be performed quickly and correctly. Recovery from a single error is usually assumed before a second error occurs. However, the effectiveness of all known recovery mechanisms is greatly reduced in the presence of multiple faults. If a second error occurs during the recovery period, coverage failure could result [3]. Coverage failure is a severe problem for highly reliable systems, especially real-time control computers.

II. EXISTING WORK

Other researchers have referred to fault latency as fault dormancy [1].

Exercising a unit with multiple latent faults could result in the near-simultaneous occurrence of errors. The presence of latent faults thus increases the possibility of multiple errors. Therefore, a shorter fault latency is desirable to decrease the possibility of multiple errors. With a shorter fault latency, an error is generated quickly allowing fault recovery mechanisms more time to complete before a second error is generated.

Workload activity also has an impact on system reliability. Several researchers have reported noticeable correlations between system activity and both hardware and software failures [4]–[6]. However, these works address general-purpose time-sharing systems. Other researchers have also investigated workload effects on fault and error latency for general-purpose time-sharing systems. McCough and Swern [7] addressed fault latency through gate-level emulations, where selected programs were used as input to the emulator. A more realistic study was performed by Chillarege and Iyer [8] on a VAX-11/780 executing daily activities at a university installation.

This paper extends the analysis of workload effects on fault latency to a specific class of computers, namely real-time control systems. Exclusive analysis of real-time systems is beneficial, because of the strict reliability constraints of real-time control systems. By altering the structure of real-time workloads, fault latency can be decreased, thereby increasing overall system reliability [9].

In this paper, we present quantitative measurements of workload effects on fault latency. It is demonstrated that fault latency is affected by workload structure, and workload variations can reduce the duration of fault latency. Experiments were conducted on the fault-tolerant multiprocessor (FTMP) located at the NASA Airlab [10], [11]. FTMP is a prototype system developed to study critical real-time control applications, i.e., civilian aircraft. It provides a unique environment, although limited, to perform experimental fault injection combined with workload variations. The experiments performed use the measurement methodology outlined by Shin and Lee [12] and a workload generator developed by researchers from Carnegie-Mellon University [13].

It should be noted that memory components require a different type of fault latency analysis than that addressed here. Memory fault latency could be on the order of minutes or hours [8], whereas fault latencies for other components are on the order of milliseconds to microseconds. The user-defined or scrubbing access of address locations is another characteristic that differentiates memory components from other user independent components. The focus of this work is on components that exhibit short fault latencies, i.e., latencies less than one second.

The remainder of the paper is organized as follows. The next section describes the experimental system and environment. Section III presents the experimental fault latency measurements with the proper statistical analysis. This involves the use of isotonic regression analysis. The paper concludes with Section IV.

Manuscript received March 21, 1989; revised September 27, 1989. Recommended by R. K. Iyer. This work was supported in part by NASA under Grants NAG 1-296, NAG 1-492, and NGR 23-005-080.

M. H. Woodbury was with the Real-Time Computing Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109. He is now with Bell Communications Research (Bellecore), Piscataway, NJ 08854.

K. G. Shin is with the Real-Time Computing Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 48109.

IEEE Log Number 8932233.

IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, VOL. 16, NO. 2, FEBRUARY 1990 212

Fig. 1. Fault and error latency.
II. EXPERIMENTAL SYSTEM DESCRIPTION

FTMP, located at NASA Langley's AIRLAB, is a prototype real-time multiprocessor typical of those used for real-time control applications. Its logical architecture consists of three triads, system memory, input/output links, system clock, system control registers, and a single time-shared system bus. A triad consists of three pairs of a processor and its local memory. Each system component is redundant and is either an active, standby, or shadow component. For reliability purposes, line replaceable units (LRU’s) contain one component of each type.

The three processors in a triad operate in tight synchrony and should receive identical data under fault-free conditions. When there is a disagreement, an error is considered to have occurred, but masked, and task execution continues. The disagreement is detected by a hardware voter and recorded in an error latch for later identification of the faulty module or bus. The interested reader is referred to [10] for a complete architectural description of FTMP.

The operating workload of FTMP is the executive software and applications software [11]. The executive software controls the hardware and software resources. It is responsible for providing a synthetic real-time system.

Applications such as flight control, configuration control, fault detection, recovery, and system displays. Three dispatch rate groups have been defined, R1, R3, and R4, with respective nominal frequencies of 3.125, 12.5, and 25 Hz. Task execution is based on priority interrupt scheduling, where a task in a rate group has priority over tasks in slower rate groups, e.g., R4 tasks have priority over R3 and R1 tasks, etc.

A hardware fault injector (FI) and a synthetic workload generator (SWG) are available for conducting experiments on FTMP. The FI allows pin level functional faults of any duration to be injected into any IC chip within FTMP [14]. The SWG, developed by researchers at Carnegie-Mellon University [13], provides an FTMP experimenter with the capability to alter the workload on FTMP.

The SWG can only vary a few features, the number of tasks in each rate group and the fixed number of repetitions of a set of five instructions (local read/write, system read/write, and assignment).

The SWG was designed for other timing experiments. Despite this shortcoming, FTMP is a unique environment where fault injection experiments can be performed with workload variations on a realistic real-time system.

Once a synthetic workload is constructed, the number of tasks and their dispatch rates can change during execution, i.e., they are deterministic. Therefore, varying the number of tasks is equivalent to changing the number of instruction repetitions in each task. In the experiments, the number of tasks in each rate group was varied and all tasks are identical. Due to memory constraints on FTMP, the SWG can include up to three tasks in each rate group.

A critical task in the executive software is the system configuration (SCC), which executes as an R1 task. The SCC is responsible for reading the error latches, determining which component is faulty, and initiating system reconfiguration. After a fault is injected, the FI software waits for notification of system reconfiguration or time out. If too many tasks of higher priority than the SCC are introduced, system reconfiguration cannot be completed before the FI times out. Therefore, the number of tasks is restricted. Even though this constraint is a result of the experimental environment, it parallels a real world restriction on the response time of the SCC. The FI time-out period is synonymous with a response time deadline.

We analyze four components of FTMP: the cache controller (CC) board, the system control registers (SCR) board, the system bus controller (SBC) board, and the CPU data (CPUD) board. Two synthetic workloads are constructed to represent the range of workloads within the performance constraints. The low utilization workload is the executive software only. The high utilization workload contains the greatest number of tasks executed per second without having the FI time out. For all experiments and workloads, FTMP was configured to have three fault-free triads operating. This is the intended initial state of FTMP and demonstrates the maximum contention for system components.

III. EXPERIMENTAL RESULTS AND THEIR ANALYSIS

The fault latency duration distribution (FLDID) is determined using the methodology developed by Shin and Lee [12]. Pin locations are randomly selected from the available locations and inserted signal transient faults, varying in duration from 0 to 100 milliseconds, are injected at random times. Inverted faults provide immediate error generation when the pin is exercised.

After fault injection, FTMP waits 20 seconds for the fault to be detected. If the fault duration is shorter than the fault latency, the transient fault will not manifest an error. Since fault latency is a random variable, repeating the same transient fault duration and assuming 100 percent fault detection, the experimental probability of the FLDID at that point can be determined by counting the number of detected faults.

Figs. 2-5 present the isotonic regression [15] of the experimentally derived FLDID's for the four components analyzed on FTMP. Two distributions are shown for each component showing the low and high utilization workloads. The points denoted by "F" and "G" symbols were derived when FTMP was executing the low (high) utilization workload. The latency durations were measured in milliseconds for Figs. 2-4 and in microseconds for Fig. 5.

Let \( F_i(t) \) be the experimental probability distribution value derived for duration \( t \). Isotonic regression is the maximum likelihood estimate and the least-squares estimate of the sequence \( \{ F_i(t_1), F_i(t_2), \ldots, F_i(t_n)\} \), \( t_1 < t_2 < \cdots < t_n \), over the set of nondecreasing sequences [15]. In determining \( F_i(t) \), it is possible to observe \( F_i(t) > F_h(t) \) with \( t_1 < t_2 < \cdots < t_n \). Since a probability distribution is a nondecreasing function, the use of isotonic regression to estimate \( F_i(t) \) is justified.

Let \( \hat{F}_i(t) \) be the isotonic regression estimate of \( F_i(t) \). To justify the use of \( \hat{F}_i(t) \) as and accurate approximation of \( F_i(t) \), it is necessary to derive confidence bounds. Standard techniques for deriving confidence bounds do not apply for this analysis, because the values of fault latency cannot be directly measured, only the probability mass for particular durations is approximated. Specifically, the popular Kolmogorov-Smirnov cannot be used, because it requires a sample of direct observation values. Fortunately, Schoenfeld [16] introduced a method to determine the upper and lower \( 1 - \alpha, 0 < \alpha < 1 \), confidence bounds for a sequence of normal random variables with nondecreasing ordered means. This is exactly what is measured when the fault latency distributions are determined. The use of this method for estimating the distribution of fault latency has been outlined in [17]. The method assumes that the function is monotonically nondecreasing and infers a regression estimate over a sequence of values.

Tables I-IV list the results of the isotonic regression and calculation of the 95 percent confidence bounds for both fault latency distributions for each board. The "Note" column identifies where confidence bounds and/or regression values of the distributions for the low and high utilization workloads overlap. The minimal overlapping that occurs demonstrates that a statistically significant change in the fault latency distribution occurs when the workload of the system is varied.

For Figs. 2-4, it is observed that the regression value for the high utilization workload is always greater than or equal to the value for the low utilization workload for every time point, except \(^{4}\)Available locations are where the FI software can restore FTMP to its fault-free state after fault injection.
for a few minor differences when the distributions approach 1. This observation supports two important ideas stressed in this paper. First, the plots quantitatively measure the workloads effects on fault latency. The type of workload executing on a system does have a marked effect on the distribution of fault latency. Second, a workload that increases system utilization will decrease the fault latency for active components.

The plots for the CPU Data Board (Fig. 5), do not support any noticeable difference between the low and high utilization workloads. This is because the CPU data path is usually at 100 percent utilization independent of which workload is being executed. Even the IDLE operation on FTMP is an infinite loop of NOP instructions. Fault latency in this area cannot be altered by variations in the workload. It should be noted, though, that the CPU board fault latency durations are extremely short, on the order of 0-250 microseconds, which is less than 0.5 percent of the durations of all the other boards.

IV. CONCLUSION

This paper demonstrated the need to address fault latency in highly reliable real-time control computer systems. When fault arrival rates are significantly low, decreasing fault latency increases
the reliability of the entire system. Through experiments on FTMP, we provided evidence that the duration of fault latency is dependent on the system workload. These results indicate that a methodology could be developed to enable the optimal design of the workload structure to decrease system fault latency.

**ACKNOWLEDGMENT**

The authors would like to thank P. Padilla and R. Angallatta for their help in performing the FTMP experiments and E. Ellis and R. Butler for assistance in the isotonnic regression analysis.
Abstract—Although architectural improvements in memory organization of multiprocessor systems can increase effective data bandwidth, the actual performance achieved is highly dependent upon the characteristics of the memory address streams; e.g., the data access rate, the temporal and spatial distributions. Accurately characterizing the performance behavior of a multiprocessor memory system across a broad range of algorithmic parameters is crucial if users (and restructuring compilers) are to achieve high-performance codes. In this paper, we demonstrate how the behavior of a cache-based multiprocessor memory system can be systematically characterized and its performance experimentally correlated with key features of the address stream. The approach is based on the definition of a family of parameterized kernels used to explore specific aspects of the memory system's performance. The empirical results from this kernel suite provide the data from which architectural or algorithmic characteristics can be studied. The results of applying the approach to an Alliant FX/8 are presented.

Index Terms—Characterization, memory systems, multiprocessor, performance.

I. INTRODUCTION

For shared memory multiprocessors, access to the common memory is one of the key limiting factors in performance. One of the most attractive solutions to this problem is the use of a hierarchical memory system. This approach reduces the apparent memory latency as well as the memory contention. However, the performance is far from uniform and depends not only upon the characteristics of the memory hierarchy itself, but also on the characteristics of the address streams and the interaction between the two. This implies that the relationship of code characteristics to machine characteristics must be taken into account. For example, knowing the precise penalty in terms of number of cycles for a cache miss is not enough to understand the effectiveness of a given cache organization. We need to determine precisely, as a function of the temporal and spatial distribution of the requests, the data access rate and to try to correlate observed behavior with code characteristics. This requires a systematic investigation of the parameter space (code characteristics).

Classically, two main approaches are used for performance analysis: analytical or experimental (simulation or measurement). The first solution is extremely powerful in the sense that it allows the analytical correlation of the performance with organizational parameters. The drawback is that, in order to be tractable, they typically require a drastic simplification of the hardware model and of the memory request stream. For example, queuing theory-based models assume a randomly distributed (both in time and space) memory request stream. This is particularly disturbing when modeling scientific codes on vector machines because these codes tend to exhibit very regular data access patterns and the vector instructions used to implement the codes must exploit, and thereby emphasize, this regularity in the spatial and temporal distribution of the requests. Experimental performance analysis (simulation or measurement) provides more accurate information in the sense that it is possible to take into account more details of the hardware and code characteristics. The drawback of such a solution is its experimental nature which limits the number of codes analyzed and generally does not provide any methodology for extrapolating the performance of an arbitrary code from the performance of the benchmark codes. Furthermore, even when using very simple benchmarks, there is no general method for correlating code characteristics with the performance observed.

Our primary goal in this paper is to present a systematic methodology for investigating and correlating the performance of a cache-based memory system (in our case, the Alliant FX/8) in terms of architectural parameters and code characteristics typical of scientific numerical computations. The resulting characterization can be used for performance prediction of scientific codes. Furthermore, the design of the empirical kernels upon which the method-